Congratulations to Jin Wang on successfully defending her PhD thesis titled “Acceleration and Optimization of Dynamic Parallelism for Irregular Applications on GPUs”!

Posted by on Nov 7, 2016 in News

Congratulations to Jin Wang on successfully defending her PhD thesis titled “Acceleration and Optimization of Dynamic Parallelism for Irregular Applications on GPUs”!

Jin Wang successfully defended her thesis titled “Acceleration and Optimization of Dynamic Parallelism for Irregular Applications on GPUs” on Nov 7, 2016. Congratulations Dr. Wang!!!

Abstract: The objective of this thesis is the development, implementation and optimization of a GPU execution model extension that efficiently supports time-varying, nested, fine-grained dynamic parallelism occurring in the irregular data intensive applications. These dynamically formed pockets of structured parallelism can utilize the recently introduced device-side nested kernel launch capabilities on GPUs. However, the low utilization of GPU resources and the high cost of the device kernel launch make it still difficult to harness dynamic parallelism on GPUs. This thesis then presents an extension to the common Bulk Synchronous Parallel(BSP) GPU execution model – Dynamic Thread Block Launch (DTBL), which provides the capability of spawning light-weight thread blocks from GPU threads on demand and coalescing them to existing native executing kernels. The finer granularity of a thread block provides effective and efficient control of smaller-scale, dynamically occurring nested pockets of structured parallelism during the computation. Evaluations of DTBL shows an average of 1.21x speedup over the baseline implementations. The thesis proposes two classes of optimizations of this model. The first is a thread block scheduling strategy that exploits spatial and temporal reference locality between parent kernels and dynamically launched child kernels. The locality-aware thread block scheduler is able to achieve another 27% increase in the overall performance. The second is an energy efficiency optimization which utilizes the SMX occupancy bubbles during the execution of a DTBL application and converts them to SMX idle period where a flexible DVFS technique can be applied to reduce the dynamic and leakage power to achieve better energy efficiency. By presenting the implementation, measurements and key insights, this thesis takes a step in addressing the challenges and issues in emerging irregular applications.