





















Shift	in the Balance Po	oint	_
		Operation	Energy (pJ)
Lutency	Core Core Core	64-bit integer operation	1
1's ns	L1\$ L1\$ L1\$ L1\$	64-bit floating-point operation	20
		256 bit on-die SRAM access	50
10's ns	Last Level Cache	256 bit bus transfer (short)	26
		256 bit bus transfer (1/2 die)	256
100's ns	DRAM	Off-die link (efficient)	500
		256 bit bus transfer(across die)	1,000
1000's ns	199991	DRAM read/write (512 bits)	16,000
		HDD read/write	<i>O</i> (10⁵)
		28nm CMOS, DDR3 Courtesy Gr	eg Astfalk, HP
<ul> <li>Relative</li> <li>Time a</li> </ul>	costs of operations and m nd energy costs have shifted to	nemory accesses o data movement	











![](_page_8_Figure_2.jpeg)

## Red Fox: Goal and Strategy

## GOAL

Build a compilation chain to bridge the semantic gap between *Relational Queries* and *GPU* execution models 10x-100X speedup for relational queries over multicore

## Strategy

- 1. Optimized Design of Relational Algebra (RA) Operators
  - 1. Fast GPU RA primitive implementations (PPoPP2013)
  - 2. Multi-predicate Join Algorithm (ADMS2014)
- 2. Data Movement Optimizations (MICRO2012)
- 3. Query level compilation and optimizations (CGO2014)
- 4. Out of core computation

Source Language: LogiQL			
<ul> <li>LogiQL: Datalog</li> <li>Find mon</li> <li>Example</li> </ul>	A declarative programming languag re in <u>http://www.logicblox.com/tec</u> s	e based on hnology.html	
	<ol> <li>number(n)-&gt;int32 (n).</li> <li>number(0).</li> <li>// other number facts elided for brevity</li> <li>next(n,m)-&gt;int32(n), int32(m).</li> <li>next(0,1).</li> <li>// other next facts elided for brevity</li> <li>even(n)-&gt; int32(n).</li> <li>even(n)-&gt; int32(n).</li> <li>even(n)&lt;-number(n),next(m,n),odd(m).</li> <li>odd (n)&lt;-next(m,n),even(m).</li> </ol>	Logic <mark>Blox</mark>	

![](_page_10_Figure_1.jpeg)

![](_page_10_Figure_2.jpeg)

![](_page_11_Figure_1.jpeg)

![](_page_11_Figure_2.jpeg)

![](_page_12_Figure_1.jpeg)

![](_page_12_Picture_2.jpeg)

![](_page_13_Figure_1.jpeg)

![](_page_13_Figure_2.jpeg)

![](_page_14_Figure_1.jpeg)

![](_page_14_Figure_2.jpeg)

![](_page_15_Figure_1.jpeg)

![](_page_15_Figure_2.jpeg)

## Near Memory Data Intensive Computing

Kim (CS), Mukhopadhyay (ECE), Yalamanchili (ECE) Collaborative Discussions with Intel Labs (N. Carter)

- Move Analytics Primitives (RA) into the memory system
  - Data movement optimization
  - Data locality optimizations
- Explore novel programming models and abstractions
- Explore novel compute and memory architectures
  - Memory consistency and coherency models
  - Integrated thermal and power management

![](_page_16_Picture_10.jpeg)

![](_page_16_Figure_11.jpeg)

![](_page_17_Figure_1.jpeg)

![](_page_17_Figure_2.jpeg)

![](_page_18_Figure_1.jpeg)

![](_page_18_Figure_2.jpeg)

![](_page_19_Figure_1.jpeg)

![](_page_19_Picture_2.jpeg)