

# New Rules: Sustaining Performance Through Extreme Scale

Sudhakar Yalamanchili

School of Electrical and Computer Engineering  
Georgia Institute of Technology  
Atlanta, GA. 30332

Sponsors: National Science Foundation, Sandia National Laboratories, SRC

Acknowledgements - CASL Students: Haicheng Wu, William Song, He Xiao

SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING | GEORGIA INSTITUTE OF TECHNOLOGY

**CASL**

## Outline


- New Rules: Consequences of Data Movement
  
- New Rules: Adaptation to Physical Phenomena

SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING | GEORGIA INSTITUTE OF TECHNOLOGY

**CASL** 2

# Scaling Computing Performance

Data Movement Costs



Thermal Limits



Energy Limits




Cray Titan: Heterogeneous Computing



# Moore's Law

Microprocessor Transistor Counts 1971-2011 & Moore's Law



## Post Dennard Architecture Performance Scaling

Power Delivery → ↓ → Cooling

$$Perf \left( \frac{ops}{s} \right) = Power (W) \times Efficiency \left( \frac{ops}{joule} \right)$$

W. J. Dally, Keynote IITC 2012

↓

Data\_movement\_cost

↓

Three operands x 64 bits/operand

Moving 1-bit of data 1mm at 22nm<sup>1</sup> = ~1 pj

↓


Energy = # bits × dist - mm × energy - bit - mm

<sup>1</sup>HIPEAC Roadmap 2012 – 2012-9-hipeacvision.pdf

SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING | GEORGIA INSTITUTE OF TECHNOLOGY
**CASL** 5


## Scaling Performance: Cost of Data Movement

Embedded Platforms




Goal: 1-100 GOps/w

← Cost of Data Movement →



Courtesy: Sandia National Labs :R. Murphy.

Big Science: To Exascale




Goal: 20MW/Exaflop

- Sustain performance scaling through massive concurrency
- Data movement becomes more expensive than computation

SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING | GEORGIA INSTITUTE OF TECHNOLOGY
**CASL** 6

## Bandwidth and Energy Tapers for Dense Interconnections

Courtesy: Professor M. Bakir (ECE)  
Georgia Tech



SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING | GEORGIA INSTITUTE OF TECHNOLOGY

CASL 7

## Data Movement Energy Costs

$$Energy = \underbrace{\# \text{ bits}}_{\text{Algorithms/Applications}} \times \underbrace{dist - mm}_{\text{Architecture}} \times \underbrace{energy - bit - mm}_{\text{Technology}}$$

Algorithms/Applications

Architecture

Technology





*You can hide latency but you cannot hide energy!  
Or can you?*

- Modern Architectures are designed to optimize compute


SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING | GEORGIA INSTITUTE OF TECHNOLOGY

CASL 8

# Programming Models and Data Movement



# Refactor Systems




- Interleaving computer, communication, and storage
- Beware the bisection bandwidth trap
- Minimize data movement → **Processor in Memory?**
- Programming models

## Post Dennard Architecture Performance Scaling

$$Perf \left( \frac{ops}{s} \right) = Power (W) \times Efficiency \left( \frac{ops}{joule} \right)$$

W. J. Dally, Keynote IITC 2012




## Outline


- New Rules: Consequences of Data Movement
  
- New Rules: Adaptation to Physical Phenomena

## It's a Physical World: Co-Optimization is Key

Multi-resolution





Large Graphs




*Next Generation Applications*

*Multi-scale Physical Phenomena*






*Architecture & Package*



SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING | GEORGIA INSTITUTE OF TECHNOLOGY
CASL 13

## Degradation Variation


**Single-core processor lifetime reliability**



Temperature [K]


technology [nm]

**Multicore processor lifetime reliability**



MTTF [years]

technology [nm]




64-core asymmetric chip multiprocessor layout and failure probability distribution

*25% peak-to-peak difference of failure distribution across the processor die; induced by architectural asymmetry, thermal coupling, power management, and workload characteristics*


SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING | GEORGIA INSTITUTE OF TECHNOLOGY
CASL 14

# Thermal Coupling

Paul, Manne, Bircher, Arora, Yalamanchili (ISCA 2013)




AMD Trinity APU




- Thermal coupling between CPU and GPU accelerates temperature rise
- Performance coupling between CPU and GPU impacts power management! → **Interconnect and Memory!**

# Thermal Coupling



64 CPU cores, 6144 CPU cores




- Thermal impact?
- Power management?
- Asymmetric network bandwidth demand?




## Adaptation to the Physics


### Time Varying Workload



### Thermal Capacity




### Adaptive Microarchitecture



### Adaptive Clocking

Courtesy S. Mukhopadhyay



Modulate the arrival time of clock at the flip-flops to track the variation in the critical path delay of a logic block


## Data Movement Energy Costs

$$Energy = \underbrace{\# \text{ bits}}_{\text{Algorithms/Applications}} \times \underbrace{dist - mm}_{\text{Architecture}} \times \underbrace{energy - bit - mm}_{\text{Technology}}$$

## Emerging Electrical Switches & Interconnects

Prof. A Naemi, ECE, GT

<http://users.ece.gatech.edu/~azad/>





- A host of novel devices and interconnects are being pursued.
- Various devices offer vastly different characteristics in terms of output current, input capacitance, subthreshold swing, etc.
- Emerging interconnects such as CNT and graphene may offer lower interconnect capacitances but are mostly more resistive.
- The speed, energy and EDP advantages offered by novel interconnects will highly depend on the transistors used.

## Interconnect EDP Comparisons (16nm ITRS Node)

Prof. A Naemi, ECE, GT


<http://users.ece.gatech.edu/~azad/>



For low power devices such as TFETs, interconnect capacitance is the most important parameter since interconnect resistance is dominated by transistors.

For high performance devices, resistance and capacitance are equally important.

## Research Needs: Co-Design




$$\text{Energy} = \# \text{ bits} \times \text{dist} - \text{mm} \times \text{energy} - \text{bit} - \text{mm}$$

$$\text{Perf} \left( \frac{\text{ops}}{\text{s}} \right) = \text{Power} (\text{W}) \times \text{Efficiency} \left( \frac{\text{ops}}{\text{joule}} \right)$$

- Look for **system level multipliers** of communication

Scaling Rules  $\Rightarrow$



*Thank You  
Questions?*

Acknowledgements – CASL Students: Haicheng Wu, William Song.